

Model : Calpella

Intel Calpella CPU + Intel PCH Chipset


PCB1
PCB
37GC42200-C0

C42IIX Main BD REV.C
P/N: 37GC42200-C0
Made in China


Calpella			
01	COVER PAGE	37	
02	SYSTEM BLOCK DIAGRAM	38	
03	POWER DIAGRAM & SEQUENCE	39	
04	04 EC & PCH GPIO	40	
05	Calpella_DMI,PEG,FDI_a	41	
06	Calpella_DDR3_b	42	
07	Calpella_Power_c	43	
08	Calpella_GND_d	44	
09	Calpella_RESERVED_e	45	
10	DDR3 SO-DIMM Channel A,B		
11	Ibex Peak RTC & SATA_a		
12	Ibex Peak_PCIE & MMB_b		
13	Ibex Peak_LVDS & DMI_c		
14	Ibex Peak_PCI & USB_d		
15	Ibex Peak_GPIO_f		
16	Ibex Peak_Power1_g		
17	Ibex Peak_Power2_h		
18	Ibex Peak_M_GND		
19	CLOCK GEN (ICS9LRS3197)		
20	LCD		
21	CRT/TPM/G-SENSOR		
22	MINI_CARD/ODD/HDD/MDC CON		
23	CCD/BT/USB CON/3G & LED		
24	LAN - RTL8111DL-GR		
25	DVI SHIFTER/HDMI		
26	Audio Codec ALC269		
27	EC-IT8502NX/BIOS/FAN		
28	POWER SWITCH		
29	DC IN & CHARGER (OZ8618)		
30	+CPU_CORE (OZ8291)		
31	+GFX_CORE (OZ8291)		
32	0.75_DDR/1.8VS/1.1VS		
33	+1.1VS_VTT (OZ8111)		
34	+1.5 (OZ8116)		
35			
36			

AOI	ICT	ATS	CHR	I/D	F/T	PCBA	T/Q


Revision History		
	8/2009	Initial RA
	10/2009	RB
	12/2009	RC

		ECS COMPUTER CORP.	
COVER PAGE			
Size	Document Number	Rev	
	C42IIX	C	
Date:	Friday, December 04, 2009	Sheet	1 of 36


C42IIX Calpella SYSTEM BLOCK DIAGRAM



POWER BLOCK DIAGRAM



Power up sequence



PCH GPIO	
GPIO0	S GPIO
GPIO1	SMC RUNTIME SCI#
GPIO2	INT_PIRQ#
GPIO3	INT_PIRQ#
GPIO4	INT_PIRQ#
GPIO5	INT_PIRQ#
GPIO6	DGPU HPD INTR#
GPIO7	NC
GPIO8	HOT ALERT#2
GPIO9	USB OC# 10 11
GPIO10	USB OC# 12 13
GPIO12	GPIO12
GPIO13	NC
GPIO14	USB OC# 13 14
GPIO15	HOT ALERT#1
GPIO16	DGPU_HOLD_RST#
GPIO17	DGPU_PWROK
GPIO18	CLK_MINI1_0#
GPIO19	SATA_DET1#
GPIO20	SLV_PCTE_LAN_REQ#
GPIO21	SATA_DET0#
GPIO22	BIOS_REC
GPIO23	NC
GPIO24	NC
GPIO25	NC
GPIO26	NC
GPIO27	NC
GPIO28	SPI_CS#2
GPIO29	USB OC#3
GPIO30	SUB_PWR_EN#
GPIO31	AC_PRESENT
GPIO32	PM_CLKRUN#
GPIO33	HADADOC#_R
GPIO34	NC
GPIO35	NC
GPIO36	DGPU_PWR_EN#
GPIO37	DGPU_PSRN#
GPIO38	MFG_MODE
GPIO39	GRB_SW_DET
GPIO40	USB OC# 2 3
GPIO41	USB OC# 4 5
GPIO42	USB OC# 6 7
GPIO43	USB OC# 8 9
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	DGPU_SELECT#
GPIO53	NC
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3
GPIO44	NC
GPIO45	NC
GPIO46	RST_GATE
GPIO48	SV_SETUP
GPIO49	CRIT_TEMP_REF#_R
GPIO50	NC
GPIO57	PCH_GPIO15#
GPIO58	SMBL_CLK_EC
GPIO59	USB OC# 0 1
GPIO61	PM_SUS_STAT#
GPIO72	PM_BATLOW#
GPIO74	LPD_SPI_INTR#
GPIO75	SMB1_DAT_EC

IT85620XN GPIO Pin Definition list	
GP00	BT1 BEEP
GP01	EC BL PWM
GP02	LS OFF#
GP03	CCD EN
GP04	RF LED EC#
GP05	Mini Card PWR ON#
GP06	WIN RFON
GP07	BT ON
GP08	SENAT V
GP09	ALL SYS PWRRD
GP10	+1.1VS ON
GP13	BAT SMBCLK
GP14	BAT SMBDATA
GP15	H A20GATE
GP16	H RCIN#
GP17	VCORE ON
GP18	+1.8VS ON
GP19	EC SMB CLK EC CLK
GP22	SMB DATA EC CLK
GP23	SAFETY
GP24	+3.3VS ON
GP25	+5VS ON
GP26	+1.1VS VTF ON
GP27	PM PWBRST#
GP28	AC IN
GP29	INT1
GP30	FLT RST#
GP32	ECSCI#
GP34	
GP35	AC PRESENT
GP36	+1.5V ON
GP37	+1.5VS ON
GP38	PM RSMRST#
GP39	VGA CORE ON
GP42	PM MPWRON
GP43	+1.8VS ON ATI
GP44	PWRON
GP45	VDD3#
GP46	Low Voltage
GP47	MEM AMP#
GP48	EC PROCHOT
GP49	EC R# LED
GP52	CHG B LED
GP53	PWR LED
GP54	TP CLK
GP55	TP DATA
GP56	SMB CLK G
GP57	SMB DATA G
GP58	PWR KEEP
GP59	GPIO33
GP63	PCB SPI CS
GP64	PCB SPI CLK
GP65	PCB SPI SO
GP66	PCB SPI SI
GP67	+3.3V ON
GP68	BATT TEMP
GP69	ADAPTOR 1
GP70	BAT 1
GP71	BAT V
GP72	RF SW
GP73	PM SLP S4#
GP74	PM SLP S3#
GP75	SUB PWR ACK

ITE8502NX GPIO	
GPIO/GPJ0	Fast-charge-EN
GPIO/GPJ1	CHG_I
GPIO/GPJ2	FAN_CTRL1
GPIO/GPJ3	CHG_ON
GPIO/GPJ4	USB0_EN#
GPIO/GPJ5	SET_V

ITR8502NX	
KB Matrik interface	
2010/7/28B	KB SIN0
2011/7/29B	KB SIN1
2012/7/30B	KB SIN2
2013/8/10B	KB SIN3
2014	KB SIN4
2015	KB SIN5
2016	KB SIN6
2017	KB SIN7
2002/7/20	KB SOUT0
2003/7/21	KB SOUT1
2002/7/20	KB SOUT2
2003/7/23	KB SOUT3
2004/7/24	KB SOUT4
2007/7/25	KB SOUT5
2007/7/26	KB SOUT6
2007/7/27	KB SOUT7
2007/7/28	KB SOUT8
2007/7/28B	KB SOUT9
2007/7/29	KB SOUT10
2007/7/29B	KB SOUT11
2007/7/30	KB SOUT12
2007/7/31	KB SOUT13
2014	KB SOUT14
2015	KB SOUT15

ITE8502NX SPI Flash ROM interface	
FLFRAME/GPG2	FLFRAME#
FLAD0/SC#	EC_SPI_CS#
FLAD1/S1	EC_SPI_SI
FLAD2/S2	EC_SPI_SO
FLAD3/GPG6	LID#
FLCLK/SCK	EC_SPI_CLK
FLRST#/WU17	LCDSW

ITE8502NX System & LPC Bus	
LAD0	LPC AD0
LAD1	LPC AD1
LAD2	LPC AD2
LAD3	LPC AD3
SERIRQ	INT SERIRQ
LFRAME#	LPC_FRAME#
LPCLK	CLK PCI_KBC
WRST#	LRST1#


ITE8502NX Clock	
CLK32K	EC32KI
CK32KE	EC32KO

ITE8502NX Power	
VSTBY0	+3.3VA
VSTBY1	+3.3VA
VSTBY2	+3.3VA
VSTBY3	+3.3VA
VSTBY4	+3.3VA
VSTBY5	+3.3VA
VBAT	+3.3VA RTC
AVCC	+3.3VA
VCC	+3.3VS


ITE8502NX GND	
AVSS	GND
VSS0	GND
VSS1	GND
VSS2	GND
VSS3	GND
VSS4	GND
VSS5	GND
VSS6	GND

AUBURNDALE/CLARKSFIELD PROCESSOR(DMI,PEG,FDI)

ARRANDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)




ARRANDALE/CLARKSFIELD PROCESSOR (DDR3)





ARRANDALE/CLARKSFIELD PROCESSOR (POWER)

Processor Core Power


Processor UNICore Power



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)




AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED)




PCI-Express Configuration Select	
CFG0	1 : Single PEG 0 : Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 : Normal Operation 0 : Lane Numbers Reversed



CFG4 - Display port presence	
CFG4	1 : Display , No physical display port attached to Embedded display port 0 : Enabled , An external display port device is connected to the Embedded display port








IBEXPEAK - M (HDA, JTAG, SATA)

J912 = CMOS SETTING
 SATA_CSD0 -- (1-0) DEFAULT
 CLEAR CMOS -- (1-2)


RTC Circuitry




J912 = CMOS SETTING
 SATA_CSD0 -- (1-0) DEFAULT
 CLEAR CMOS -- (1-2)




MB 11/26
 Modify U508, R622, C578, R603 stuff.




MB 11/26
 Modify U508, R622, C578, R603 stuff.




MB 11/26
 Modify U508, R622, C578, R603 stuff.



IBEXPEAK - M (PCI-E, SMBUS, CLK)




PCI-E* X1	Usage
Lane 1	WLAN
Lane 2	N/A
Lane 3	N/A
Lane 4	N/A
Lane 5	N/A
Lane 6	LAN
Lane 7	N/A
Lane 8	N/A




Common Motherboard Guidelines
for FDI Disabling not
followed, refer to Platform Design Guide

DDI Port B Detect		
SDVO_CTRL_DATA	1	Port B detected
	0	Port B not detected




IBEXPEAK - M (LVDS, DDI)



	AS1442	7315B
R8.9	X	X
R3.3	O	O
R3.7	X	X
C6.6	O	O

IBEXPEAK - M (DMI, FDI, GPIO)



ECS COMPUTER CORP.

ibex Peak_M_c

Doc: **C421IX**

Date: **2009.12.29**



Rev: **1.0**

USE	
H40	AY9



--	--	--	--

USB Ports Table





Danbury Technology
Disabled shen LOW


A16 swap override Strap/ Top-Block
Swap Override jumps

Buffer to reduce loading on PLT_RST#


IBEXPEAK - M (GPIO,VSS_NCTF,RSVD)













V50		
AB16	VS00	
A419	VS01	VS00B
A420	VS01	VS00B1
A422	VS02	VS00B2
A424	VS04	VS00B3
A425	VS04	VS00B4
A426	VS05	VS00B5
A427	VS05	VS00B6
A428	VS06	VS00B7
A429	VS06	VS00B8
A430	VS06	VS00B9
A431	VS08	VS00B0
A432	VS08	VS00B1
A433	VS08	VS00B2
A434	VS08	VS00B3
A435	VS08	VS00B4
A436	VS08	VS00B5
A437	VS08	VS00B6
A438	VS08	VS00B7
A439	VS08	VS00B8
A440	VS08	VS00B9
A441	VS08	VS00B0
A442	VS08	VS00B1
A443	VS08	VS00B2
A444	VS08	VS00B3
A445	VS08	VS00B4
A446	VS08	VS00B5
A447	VS08	VS00B6
A448	VS08	VS00B7
A449	VS08	VS00B8
A450	VS08	VS00B9
A451	VS08	VS00B0
A452	VS08	VS00B1
A453	VS08	VS00B2
A454	VS08	VS00B3
A455	VS08	VS00B4
A456	VS08	VS00B5
A457	VS08	VS00B6
A458	VS08	VS00B7
A459	VS08	VS00B8
A460	VS08	VS00B9
A461	VS08	VS00B0
A462	VS08	VS00B1
A463	VS08	VS00B2
A464	VS08	VS00B3
A465	VS08	VS00B4
A466	VS08	VS00B5
A467	VS08	VS00B6
A468	VS08	VS00B7
A469	VS08	VS00B8
A470	VS08	VS00B9
A471	VS08	VS00B0
A472	VS08	VS00B1
A473	VS08	VS00B2
A474	VS08	VS00B3
A475	VS08	VS00B4
A476	VS08	VS00B5
A477	VS08	VS00B6
A478	VS08	VS00B7
A479	VS08	VS00B8
A480	VS08	VS00B9
A481	VS08	VS00B0
A482	VS08	VS00B1
A483	VS08	VS00B2
A484	VS08	VS00B3
A485	VS08	VS00B4
A486	VS08	VS00B5
A487	VS08	VS00B6
A488	VS08	VS00B7
A489	VS08	VS00B8
A490	VS08	VS00B9
A491	VS08	VS00B0
A492	VS08	VS00B1
A493	VS08	VS00B2
A494	VS08	VS00B3
A495	VS08	VS00B4
A496	VS08	VS00B5
A497	VS08	VS00B6
A498	VS08	VS00B7
A499	VS08	VS00B8
A500	VS08	VS00B9
A501	VS08	VS00B0
A502	VS08	VS00B1
A503	VS08	VS00B2
A504	VS08	VS00B3
A505	VS08	VS00B4
A506	VS08	VS00B5
A507	VS08	VS00B6
A508	VS08	VS00B7
A509	VS08	VS00B8
A510	VS08	VS00B9
A511	VS08	VS00B0
A512	VS08	VS00B1
A513	VS08	VS00B2
A514	VS08	VS00B3
A515	VS08	VS00B4
A516	VS08	VS00B5
A517	VS08	VS00B6
A518	VS08	VS00B7
A519	VS08	VS00B8
A520	VS08	VS00B9
A521	VS08	VS00B0
A522	VS08	VS00B1
A523	VS08	VS00B2
A524	VS08	VS00B3
A525	VS08	VS00B4
A526	VS08	VS00B5
A527	VS08	VS00B6
A528	VS08	VS00B7
A529	VS08	VS00B8
A530	VS08	VS00B9
A531	VS08	VS00B0
A532	VS08	VS00B1
A533	VS08	VS00B2
A534	VS08	VS00B3
A535	VS08	VS00B4
A536	VS08	VS00B5
A537	VS08	VS00B6
A538	VS08	VS00B7
A539	VS08	VS00B8
A540	VS08	VS00B9
A541	VS08	VS00B0
A542	VS08	VS00B1
A543	VS08	VS00B2
A544	VS08	VS00B3
A545	VS08	VS00B4
A546	VS08	VS00B5
A547	VS08	VS00B6
A548	VS08	VS00B7
A549	VS08	VS00B8
A550	VS08	VS00B9







Title			
CLOCK GEN (ICS9LRS3197)			
Size	Document Number		Re
B	SCHEMATIC1	C42IIX	
Date:	Friday, December 04, 2009	Sheet	19 of 36

LCD




		ECS COMPUTER CORP.	
Title			
LCD			
Size	Document Number		Rev
	SCHEMATIC1		
	C42IIX		
Date:		Friday, December 04, 2009	Sheet 20 of 36



CRT




Connect to Power BD
CRT/+3.3VA/+5VA Conn




TPM










G-Sensor






WLAN_CARD



[illegible]

The diagram shows the SATA ODD circuit. The ODD pin is connected to a voltage divider consisting of a 70MIL resistor and a 80mil resistor, which is connected to a 1.6A supply. The RX pin is connected to a 10N20-304K resistor, which is connected to a 1.6A supply. The RX pin is also connected to a 10N20-304K resistor, which is connected to a 1.6A supply. The RX pin is also connected to a 10N20-304K resistor, which is connected to a 1.6A supply.






R509 is only required by RTL8102EL and RTL8103EL.




Connect to IO BD



DVI SHIFTER


	ASML442	7318B
R651	X	X
R650	X	X
R92	X	O
R93	X	O

	ASM1442	7318B
R121	X	X
R137	X	X
R126	X	O
R130	X	X




	ASM1442	7318B
R117	X	O
C101	X	O
R113	X	O
C85	X	O
R108	X	O
C78	X	O
R98	X	O
C73	X	O


HDMI Conn.









MB 11/20

Modify Footprint.














For RMI Solution.

MB 12/02
Add C803.



Elitegroup Computer Systems			
POWER SWITCH			
Rev	Document Number	C421IX	
Rev	Document Number	C421IX	
Rev	Document Number	C421IX	



Battery Voltage Detect


17.6V->BAT_V=2.2V
16.8V->BAT_V=2.1V
13.2V->BAT_V=1.65V
12.6V->BAT_V=1.575V
9.0V->BAT_V=1.125V


Charge / Discharge Detect

CHG_Ich*Ch*60

Fast-charge-IN	CHG_I	Ich
H	3V	2.5A
H	1.8V	2A
H	0.6V	1.5A
L	2.8V	1A
L	1.2V	0.5A
L	>0.6V	0.25A
L	>0.6V	0.125A
L	>0.6V	1.5V


CHG_I Should > 0.6V










	»	日期	描述
1. Page14 Modify R860 connect to *3.308* net.	11/10/2017	10:00	12/04
2. Page20 Del D502,R533 Add U517.	11/10/2017	10:00	12/04
3. Page11 Modify C780,C791,C788,R820,R810,R805,R858,R835,U516,R835 not stuff.	11/10/2017	10:00	12/04
4. Page29 Modify P0504 Footprint.	11/10/2017	10:00	12/04
5. Page19 Modify V2 Footprint.	11/10/2017	10:00	12/04
6. Page10 Modify CMI2 Footprint.	11/10/2017	10:00	12/04
7. Page28 Modify H1 Footprint.	11/10/2017	10:00	12/04
8. Page26 Modify CMI05 Footprint. Add R174,R195(R1008-04).	11/10/2017	10:00	12/04
9. Page16 Modify U518 connect to *3.307* net.	11/10/2017	10:00	12/04
10. Page22 Modify U509 not stuff.	11/10/2017	10:00	12/04
11. Page21 Modify CM0 Footprint.	11/10/2017	10:00	12/04
12. Page29,30,31,33,34 Modify P0503,P0505-P0505 Footprint.	11/10/2017	10:00	12/04
13. Page21 Del R506,R507. Add L504. Modify L505 Footprint.	11/10/2017	10:00	12/04
14. Page21 Add L505	11/10/2017	10:00	12/04
15. Page21,25,28 Modify CM0,R08,R16 Footprint.	11/10/2017	10:00	12/04
16. Page29 Modify P0575,P0588 value. Modify P0580 stuff.	11/10/2017	10:00	12/04
17. Page29 Add P0623,P0630,P0510.	11/10/2017	10:00	12/04
18. Page30 Modify P1616 stuff.	11/10/2017	10:00	12/04
19. Page11 Modify PC528 not stuff.	11/10/2017	10:00	12/04
20. Page33 Modify P06 value. Modify P0513,P0515,P0517 footprint.	11/10/2017	10:00	12/04
21. Page33 Modify PC88 not stuff. Add PC561,PC562.	11/10/2017	10:00	12/04
22. Page23 Modify C303,R504 not stuff.	11/10/2017	10:00	12/04
23. Page29 Del P0629.	11/10/2017	10:00	12/04
24. Page33 Modify P0610,PC340 stuff.	11/10/2017	10:00	12/04
25. Page27 Del C45.	11/10/2017	10:00	12/04
26. Page11 Modify U508 stuff.	11/10/2017	10:00	12/04
27. Page23 Del C119,R172.	11/10/2017	10:00	12/04
28. Page23 Add R198,R197,R848,R849. Modify L502,L504 not stuff.	11/10/2017	10:00	12/04
29. Page22 Add R850,R851. Modify L505 not stuff.	11/10/2017	10:00	12/04
30. Page14 Move WLAN net from USB Port6 to Port 8.	11/10/2017	10:00	12/04
31. Page11 Modify R822,C578,R605,R797,R81,R852,R505,R82 stuff. Modify R78 not stuff.	11/10/2017	10:00	12/04
32. Rename. CM05-->CM11, P0547-->PC11, PC248-->PC115, P0511-->P031, P0618-->P075. P0419-->R074, P0620-->P075, P0630-->P076, L504-->L216, PC340-->PC116, L211-->L212, L211-->L529, L117-->L530, PC111-->PC343, Q14-->Q236, Q16-->Q237, R150-->R852, R173-->R853, R174-->R854, R187-->R855, R188-->R856, R194-->R857, R195-->R858, U6-->U518.	11/10/2017	10:00	12/04
33. Page30 Modify P02 stuff. P0511 not stuff.	11/10/2017	10:00	12/04
34. Page31 Modify P020 not stuff. Add P077(U-04).	11/10/2017	10:00	12/04
35. Page32 Modify P07 value(OS0031).	11/10/2017	10:00	12/04
36. Page33 Modify P0611 value(10k-04). Add P212,P078,P079,P082.	11/10/2017	10:00	12/04
37. Page33 Modify P0611 value(10k-04). Add P212,P078,P079,P082.	11/10/2017	10:00	12/04
38. Page14 Add P215,P081,P082,P083.	11/10/2017	10:00	12/04
39. Page21 CMI4.95 connect to *RZF-P001* net.	11/10/2017	10:00	12/04
40. Page31 Modify CM1 Footprint.	11/10/2017	10:00	12/04
41. Page31,34 Modify P080,P083,P084 value.	11/10/2017	10:00	12/04
42. Page12 Modify R163 Footprint. Add C119.	11/10/2017	10:00	12/04
43. Page23 Modify CM18 Footprint.	11/10/2017	10:00	12/04
44. Page26 Modify C193,C191,C655 value.	11/10/2017	10:00	12/04
45. Page31 Modify P0616,P0679,P080,P0612 not stuff. Modify P0611 value.	11/10/2017	10:00	12/04
46. Page14 Modify R120 value.	11/10/2017	10:00	12/04
47. Page21 Del L15,L16,L17. Add R1,R2,R3.	11/10/2017	10:00	12/04
48. Page21 Add R504,R511.	11/10/2017	10:00	12/04
49. Page31 Add C133,C134,C135.	11/10/2017	10:00	12/04
50. Page28 Add C003.	11/10/2017	10:00	12/04
51. Page23 Add C1717,C178,C176.	11/10/2017	10:00	12/04
52. Page12 Modify C119 stuff.	11/10/2017	10:00	12/04
53. Page22 Modify R780 Footprint.	11/10/2017	10:00	12/04
54. Page30 Modify P01,P02,P03,P06 Footprint.	11/10/2017	10:00	12/04
55. Page22,28 Rename. C708-->C137, R119-->R859.	11/10/2017	10:00	12/04

[illegible]

 Elitegroup Computer Systems	
Change Notes	
Size:	Document Number: C42IIX
Date: Monday, December 14, 2009	Rev: C
SHEMATIC1	
Date:	Sheet 35 of 36

PCB2
PCB
35G4C4230-C0



Color If	Sus/Wireless	Charger	
	Blue	Blue	Red
5mA	390_1	390_1	560_1
20mA	90.9	100	140

